

PATENT Customer No. 22,852 Attorney Docket No. 8245.0027-00

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: 2814

Examiner: S. Rao:

In re Application of:

Jun Dong KIM et al.

Application No.: 09/892,878

Filed: June 28, 2001

For: METHOD FOR FORMING GATE

ELECTRODES IN A

SEMICONDUCTOR DEVICE

USING FORMED FINE

PATTERNS

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

PETITION FOR EXTENSION OF TIME

Applicants hereby petition for a two-month extension of time to reply to the Office Action of December 3, 2002. A fee of \$410.00 is enclosed.

Please grant any extensions of time required to enter this response and charge any additional required fees to our deposit account 06-0916.

Bv:

Respectfully submitted,

00000011 09892878

410.00 OP

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER, L.L.P.

Dated: May 5, 2003

Donald D. Min Reg. No. 47,796

05/06/2003 JADDO1

01 FC:1252

FINNEGAN HENDERSON FARABOW GARRETT & DUNNER LP

1300 I Street, NW Washington, DC 20005 202.408.4000 Fax 202.408.4400 www.finnegan.com